This paper presents the architectures, theoretical analyses and testing results of modified time delay digital tanlock loops (TDTLs) systems. The modifications to the original TDTL architecture were introduced to overcome some of the limitations of the original TDTL and to enhance the overall performance of the particular systems. The limitations addressed in this paper include the nonlinearity of the phase detector, the restricted width of the locking range, and the overall system acquisition speed. Each of the modified architectures was tested through subjecting the system to sudden positive and negative frequency steps and comparing its response with that of the original TDTL. In addition, the performance of all the architectures was evaluated under noise-free as well as noisy environments.
Introduction
Synchronization between two electrical signals is fundamental to the proper operation of many electronic systems such as communications, signal processing and control systems (Chyun and Hung, 1996; Lindsey and Chak,1981; Gardner, 2005) .
Achieving this kind of synchronization has been achieved using phase-locked loops (PLL) (Terng-Yin, Bai-Jue, and Chen-Yi,1999; Best,2007; Crawford,2007) . More recently, in the area of renewable energy and localized power generation (Pearce, Al Zahawi, and Shuttleworth, 2001; Pearce,Al Zahawi, Auckland,and Starr, 1996 ) , PLLs are primarily used for the synchronization of local generators with the low voltage utility grid Al-Qutayri,2012a, 2012b ).
Fundamentally, a PLL is an electronic system which operates by detecting the difference in phase between an incoming signal and the output signal of a local voltage controlled oscillator (VCO) (Gardner, 2005) . The result of this detection is subsequently employed to minimize or eliminate the phase difference between the said signals so as to achieve locking.
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Advances in digital and integrated circuit technologies, led to the development of digital PLLs (DPLLs), which are typically classified as either uniform or a nonuniform based on the sampling technique they use to sample analogue signals. Nonuniform DPPLs are more attractive due to the ease of their modelling and circuit implementation (Lindsey, 1981) . The zero-crossing Digital phase-locked loop (ZCDPLL) and the DTL (Jae, and Chong, 1982; Hussain, Boashash, Hassan-Ali, and Al-Araji, 2001; Al-Araji, Al-Qutayri, and Al-Moosa, 2004; Al-Kharji Al-Ali et al., 2012a) are examples of the non-uniform DPLLs. The advantages of the DTL include good linearity and reduced sensitivity to variations in the power of the input signal.
However, the DTL uses a Hilbert Transformer (HT), which is clearly a disadvantage due to its implementation complexity (Guan-Chyun, and Hung, 1996) . Later, this implementation issue was alleviated by the introduction of the time delay digital tanlock loop (TDTL) (Hussain et al., 2001; Al-Kharji Al-Ali et al., 2012b) However, the conventional TDTL has few shortcomings that limit its performance. These include the nonlinearity of the phase detector and the finite nonzero phase error in the locked state of the first-order TDTL system. Additionally, the second-order loop has a limited locking range and acquisition speed that can be improved. In this paper, new TDTL architectures are presented so as to mitigate these Page 4 of 29 limitations. Comparison between the performances of the original TDTL and the proposed architectures are also presented. Tests were performed using a variety of input signals under noisy and noise-free conditions. Section 2, of this article, gives the mathematical analysis of the original TDTL and its MATLAB/Simulink simulation results are given in Section 3. The fundamental limitations of the basic TDTL are analysed in details in Section 4. New improved TDTL architectures are also presented in this section. The performance of these new architectures in noisy environment is presented in Section 5. Finally, the paper is concluded in Section 6.
TDTL Mathematical Analysis
In this section, the TDTL is mathematically modelled and analyzed under noise-free environment. The analysis is based on the model presented in (Jae, and Chong,1982; 
where A is the amplitude of the signal and
 is its phase process, whilst o  is a constant. The input signal is passed through a time delay unit  , as indicated in 
and
The sampling period between the sampling instants 
Consequently, both   yk and   xk may be expressed as
As a result, the phase error, or difference, between the input signal and output signal of the Digital Controlled Oscillator can be expressed as
Hence, the above two equations can be given in terms of the phase error as
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where
Because of the nonlinearity caused by variations in the phase shift  due to changes in the amplitude of the input signal, it is not possible to solve the system difference equation using the Z transform, which is necessary to obtain the locking range as has been done for the DTL (Hussain, Boashash, Hassan-Ali, and AlAraji, 2001 ). Therefore, a numerical solution using the fixed-point theorem (Best 2007; Hussain et al., 2001) can be used to solve the difference equation similar to the case of the ZC-DPLLs (Osborne,1980a (Osborne, ,1980b . The analyses for first-order and second-order TDTL systems are presented below.
The system difference equation of first-order TDTL loop is given by equation (14) with the digital filter transfer function   Dz is simply a gain block 1 
The locking range of the first-order TDTL with a nominal phase shift /2  is shown in Figure 2 . where 1 G and 2 G are positive constants. Using equations (13) and (17), the difference equation of the system of the TDTL system can be expressed as 
First-and Second-order TDTL Simulation Results
The performance of the first-order loop, presented in Figure 1 , was extensively tested using input signals with sudden frequency changes relative to the free running frequency of the DCO. When the change in the input frequency makes it higher than that of the DCO, the change will be represented as a positive step, otherwise it is indicated as a negative step. For testing purposes, the time delay and the DCO free running frequency values have been chosen so that the initial phase lag 
Improvements to the Original TDTL
The analytical system models and the simulation results given earlier for the first-and second-order TDTLs show that the system has some constraints, which when overcome, the performance of both loops will be enhanced. The main system limitations that need to be addressed are:
 The nonlinearity in the first-and second-order TDTLs. This is attributed to having a fixed-time delay unit that results in different phase shifts for different input frequency signals.
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 The first-order TDTL has relatively low acquisition speed, which can be improved.
 Phase-error convergence to zero of the second-order TDTL phase error tends to take a relatively long time.
 The non-zero steady-state phase error of the first-order TDTL is an obvious disadvantage.
The subsections below propose new TDTL system architectures that overcome the above limitations of the original TDTL.
TDTL with new linear phase detector
The fixed-time delay is the primary source of nonlinearity and it severely influences the locking range of the TDTL system. The idea of eliminating this 
A comparison between the phase detector characteristics of the conventional TDTL and the TDTL-LPD is depicted in Figure 11 . The TDTL has nonlinear parts while the TDTL-LPD follows a straight line, which indicates the nonlinearities have been eradicated.
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Preserving the phase shift at the value of /2  (rad) , means that the phase shifted incoming signal   xk , of equation (4), can be expressed as
This is similar to the DTL in (Gloria, Grosso, Olivieri, and Restani,1999) , therefore, the discretized signals generated by the samplers are
Consequently, both (23) and (24) can be re-written in terms of the phase error as
The loop error   ekat the output of the phase detector may be evaluated by (27) .
where    
. Consequently, the first-order TDTL's locking range (Jae, and Chong,1982; Al-Qutayri et al., 2009 ), can be given as
which can be simplified as
In case of the second-order TDTL-LPD, equation (19) 
Both first-and second-order TDTL-LPD locking range with a fixed phase shift of /2  (rad) is shown in Figure 12 and 13. As demonstrated below, the TDTL-LPD response outperforms that of the conventional TDTL. The locking range performance of the TDTL-LPD was tested and compared to that of the original TDTL. Figure 18 shows an example of such tests with a frequency step of 0.6 V. As can be seen, in Figure 18a In order achieve faster acquisition the DCO unit is revised as illustrated in Figure 19 . The idea is to boost the free running frequency of the DCO by a factor 'M', which is then used to accelerate the response of the loop digital filter. As shown in Figures 20 and 21 respectively. In both cases, the TDTL-WFA required considerable less number of sample times compared to the TDTL-LPD to converge to zero steady-state phase error and hence achieves full locking.
As can be expected, the acquisition speed of the TDTL-WFA can be improved by increasing the value of 'M'. This is demonstrated in Figure 22 by increasing M from 2 to 4 while applying a frequency modulated (FM) input signal, which shows that the peak of the error for M=4 is nearly half that for M=2. 
An adaptive first-order TDTL with zero phase error (ATDTL-ZPE)
An adaptive TDTL with zero steady-state phase error (ATDTL-ZPE) (Al-Kharji Al-Ali, Al-Araji, Anani, Al-Qutayri, and Ponnapalli 2010) that overcomes the non-zero steady-state error of the first-order TDTL is examined in this section. In addition to eliminating the non-zero phase error, the architecture extends the loop locking range.
Compared to the original TDTL, the ATDTL-ZPE shown in Figure 23 incorporates a Frequency Estimator Controller (FEC) and an Adder block. The main concept behind this architecture is the use of these blocks to initialize the loop DCO to generate a frequency that matches that of the incoming signal. Hence, the new blocks in the ATDL-ZPE enable frequency tracking, as the DCO samples the input signal at its frequency and that frees the loop to work on tracking and correcting the phase error As can be seen in Figure 24 , the FEC block of the ATDTL-ZPE consists of a derivative function, subtractor block, gain block, low-pass filter, multiplier, and a constant reference value of the DCO free running frequency (F0). The delayed signal is multiplied with the signal generated by the derivative block. The signal that results from this multiplication is fed to the low-pass filter which detects its envelope.
The DCO is initialized by the FEC, Figure 25 , so that the incoming signal is sampled at a rate that equals its frequency but with a different phase. Subsequently the loops works at reducing this phase error, which manifests itself at the output of the arctan, phase detector. The locking range of the ATDTL-ZPE is similar to that of the first-order TDTL-LPD depicted in Figure 12 . However, due to the initialization process of the DCO Page 22 of 29 frequency the ATDTL-ZPE has the ability to swiftly change the locking range to the exact frequency. As a result, it will constantly operate with W=1 keeping K1 at the initial value of 1. However, K1 must be maintained inside the interval 0 < K1 < 2 for the loop to remain locked.
As in previous cases, the performance of the ATDTL-ZPE was compared to that of the original first-order TDTL by subjecting both loops to the same input frequency steps. The response of both loops to a positive frequency step of 0.3 V is illustrated in Figure 25 . In addition to the input frequency step, Figure 25 shows the output of the carrier estimator controller, and the phase errors of both loops. It is evident from Figure   25 that the ATDTL-ZPE achieves the desired zero steady-state phase error. A similar test was performed using a negative step of -0.3 V and the results are shown in Figure   26 . In both Figures 25 and 26 , the ATDTL-ZPE achieves faster acquisition time compared to original TDTL. As indicated earlier this is due to the initialization process. 
Noise, Jitter and BER Performance Tests
The effects of noise on the operation of the different TDTL architectures presented above are presented in this section. The noise performances are assessed using the probability density function (pdf). In the assessment, the input signal is assumed to have been corrupted by a zero mean additive white Gaussian noise (AWGN) which has two-sided power spectrum density of Peyton, and Peeblesand, 1993; Haykin, and Moher, 2009; Skiller, and Huang, 2000) . Therefore, autocorrelation may be obtained using the inverse Fourier Transform of   
 
R τ0  for τ0  , hence any two samples of this form of noise are uncorrelated and therefore, they are statistically independent (Hussain, 2005; Pomalaza-Raez, 1988; Mehrotra, 2002; Ibrahim, and Hamadamin, 2006; Al-Kharji Al-Ali, Anani, Al-Araji, Al-Qutayri, and Ponnapalli, 2012) .
Figures 27 and 28 show some specimens of the extensive simulation results. In Figure 27 , the TDTL-LPD outperforms the original TDTL for an SNR over 5 dBs. This is due to the fact that the use of the fixed delay block, in the TDTL, increases the phasedetector nonlinearity as the SNR increases.
The results in Figure 28 demonstrate that the performance of the ATDTL-ZPE surpasses that of the TDTL-WFA due to the fact that the ATDTL-ZPE is only used for phase synchronization as explained earlier. Furthermore, Figure 28 demonstrates that the ATDTL-ZPE and the TDTL-WFA outperform the second-order TDTL for SNR above 5 dBs. This is because when the TDTL-WFA is subjected to a fairly noisy environment, the fast acquisition characteristic will produce a reverse effect in delivering a fast settling time to the steady-state condition. However, since the ATDTL-ZPE makes use of the FEC to accomplish frequency tracking, the loop is only required to attain phase synchronizing.
In very noisy environments i.e. when the SNR is less than 5 dBs, the FEC block cannot deliver the exact frequency value required by the TDTL loop and this results in degraded noise performance. The performance of all the proposed TDTL based architectures, including the original TDTL, was evaluated under slow as well as fast fading channel conditions. In the case of slow fading channels, the performance of the various architectures was found to be almost similar. This is an expected result because under slow fading, the particular system loop will only need to deal with relatively small changes in the input signal. However, under fast fading conditions the performance of the improved TDTL architectures showed noticeable improvement compared to the original TDTL. This is due to the improved characteristics of the proposed architectures, such as wider locking range and higher acquisition speed, which enable them to cope with the relatively larger changes in the input signal. The improvement under fast fading conditions is demonstrated by the BER results in Figure 30 . The BER performance was evaluated using a constant envelope orthogonal frequency division multiplexing (CEOFDM) with a phase shift keying (8-PSK) mapping at the transmitter.
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Conclusions
This paper presented a variety of system architectures to overcome some of the limitations of the original first-and second-order TDTL systems. The proposed TDTL-LPD overcame the nonlinearity associated with the original TDTLs by incorporating a phase linearization block. The TDTL-WFA system resolved the acquisition speed limitation of the second-order TDTL-LPD through the introduction of a modified DCO that over drives the digital loop filter. A widening of the lock range was achieved as an additional advantage of this process by seamlessly shifting the TDTL lock range to a specific frequency and hence preserving locking by maintaining the loop operating frequency at W=1. The non-zero phase error convergence of the first order TDTL was resolved by the ATDTL-ZPE, which has an adaptive mechanism targeted at solving this problem. The ATDTL-ZPE also achieved wider locking range than the original TDTL.
All the proposed systems architectures, TDTL-LPD, TDTL-WFA and TDTL-ZPE, achieved significantly better overall performance than the original TDTL when evaluated under noisy conditions. Each of the said architectures was targeted at improving a particular aspect of the system performance. Consequently, the choice of an individual system will vary according to a given set of requirements. For applications
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However, the ATDTL-ZPE delivers best noise performance. Finally, improved linearity was the objective of the TDTL-LPD. The performance of all TDTL architectures was assessed under fast fading channel conditions. The results demonstrated that the modified architectures provided improved BER performance over the original TDTL architecture.
